

Claim Amendment

1. (original) A buried bit line formed in a substrate of a semiconductor device, comprising

a shallow doped region, disposed in the substrate;

a deep doped region, disposed in the substrate under a part of the shallow doped region, wherein the shallow doped region and the deep doped region together serve as a buried bit line of the memory device;

2. (original) The buried bit line of claim 1, wherein forming the shallow doped region and the deep doped region comprises:

forming a patterned mask layer on a substrate;

performing a first doping in the substrate not covered by the mask layer to form the shallow doped region, using the mask layer as a mask;

forming a liner layer with a predetermined thickness on at least a side surface of the mask layer; and

performing a second doping in the substrate not covered by the mask layer and the liner layer to form a deep doped region, using the liner layer and the mask layer as a mask.

3. (original) The buried bit line of claim 2, wherein the mask layer comprises a photoresist material, polysilicon or a dielectric material.

4. (original) The buried bit line of claim 2, wherein the liner layer comprises a high molecular weight material layer formed by plasma enhanced chemical vapor deposition.

5. (original) The buried bit line of claim 2, wherein an implantation energy for forming the deep doped region is about 50 KeV to 120 KeV and an implantation energy for forming the shallow doped region is about 40 KeV to 80 KeV.

6. (original) The buried bit line of claim 1, wherein dopant concentrations in the deep doped region and the shallow doped region are about the same.

7. (original) The buried bit line of claim 1, wherein a dopant concentration in the shallow doped region is about $10^{21}/\text{cm}^3$ to $10^{22}/\text{cm}^3$

8. (original) The method of claim 5, wherein a dopant concentration in the deep doped region is about $10^{21}/\text{cm}^3$ to $10^{22}/\text{cm}^3$.

Claims 9-16 (withdrawn)

17. (original) A memory device, comprising:

a substrate;

a gate, disposed on a part of the substrate;

a gate oxide layer, disposed between the substrate and the gate;

a shallow doped region, disposed in the substrate beside both sides of the gate; and

a deep doped region, disposed in the substrate under a part of the shallow doped region, wherein the shallow doped region and the deep doped region together serve as a buried bit line of the memory device.

18. (original) The memory device of claim 17, wherein forming the shallow doped region and the deep doped region further comprises:

forming a patterned mask layer on the substrate;

performing a first doped region in the substrate not covered by the mask layer to form the shallow doped region;

forming a liner layer with predetermined thickness on at least a side surface of the mask layer; and

performing a second doped region in the substrate not covered by the liner layer and the mask layer to form a deep doped region.

Claims 19-24 (withdrawn)

25. (currently added) The memory device of claim 18, wherein the mask layer is formed with a photoresist material, polysilicon, or a dielectric material.

26. (currently added) The memory device of claim 18, wherein the liner layer comprises a high molecular weight material layer formed by plasma enhanced chemical vapor deposition.

27. (currently added) The memory device of claim 18, wherein the deep doped region is formed with an implantation energy of about 50 KeV to 120 KeV and the shallow doped region is formed with an implantation energy of about 40 KeV to 80 KeV.

Amend

28. (currently added) The memory device of claim 17, wherein dopant concentrations in the deep doped region and in the shallow doped region are about the same.

29. (currently added) The memory device of claim 17, wherein a dopant concentration in the deep doped region is about $10^{21}/\text{cm}^3$ to $10^{22}/\text{cm}^3$

30. (currently added) The memory device of claim 17, wherein a dopant concentration in the shallow doped region is about $10^{21}/\text{cm}^3$ to $10^{22}/\text{cm}^3$.

No fee is believed to be due in connection with the filing of this paper.

Respectfully submitted,

Date: June 3, 2003

By:

Belinda Lee
Belinda Lee
Registration No.: 46,863

Please send future correspondence to:
7F -1, No. 100, Roosevelt Rd.,
Sec. 2, Taipei 100, Taiwan, R.O.C.
Tel: 886-2-2369 2800
Fax: 886-2-2369 7233 / 886-2-2369 7234

RECEIVED

JUN 2 - 2003

SECURITIES CENTER 2800